 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| mp3430 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 1 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. the future of analog ic technology description the mp3430 is a monolithic step-up converter that integrates a power switch and a biased avalanche photodiode (apd) current monitor. the device can double the output voltage through the apd optical receivers. the mp3430 can provide up to 90v output. the mp3430 uses a current-mode, fixed- frequency architecture to regulate the output voltage, which provides a fast transient response and cycle-by-cycle current limiting. the mp3430 features two accurate apd current monitoring outputs with 1:10 and 1:2 ratios, respectively. resistor-adjustable current limiting protects the apd from optical power transients. the mp3430 includes over-current and thermal- overload protection to prevent damage in the event of an output overload. the mp3430 is available in a small 3mm3mm qfn16 package. features ? 2.7v-to-5.5v input voltage ? 100v/1 ? nfet with 0.9a limit ? up to 90v output voltage ? 50ns apd current monitoring response speed ? 1.3mhz fixed switching frequency ? internal compensation and soft-start ? high-side apd current monitor with less than 5% tolerance. ? 1:10 and 1:2 ratio outputs for apd current monitoring ? thermal-shutdown protection ? programmable apd over-current limit and protection ? 33mm qfn16 package applications ? apd biasing ? pin diode biasing ? optical receivers and modules ? fiber-optic?network equipment all mps parts are lead-free and adhere to the rohs directive. for mps green status, please visit mps website under products, quality assurance page. ?mps? and ?the future of analog ic technology? are registered trademarks o f monolithic power systems, inc. typical application
mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 2 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. ** ordering information part number* package top marking mp3430gq qfn16 (3x3mm) acby MP3430HQ qfn16 (3x3mm) acby * for tape & reel, add suffix ?z (e.g. mp3430gq?z). for tape & reel, add suffix ?z (e.g. MP3430HQ?z). for rohs compliant packaging, add suffix ?lf (e.g. MP3430HQ?lf?z) **mps is offering two different order co des, for this device we recommend MP3430HQ for our customers, both devices completely meet specifications package reference ep 1234 12 11 10 9 13 14 15 16 8 7 6 5 pgnd vin en nc fb nc mon2 agnd monin sw sw pgnd apd nc mon1 rlim top view qfn16 (3x3mm) absolute maxi mum ratings (1) input voltage................................. -0.3v to 6.5v monin, sw, apd voltage........... -0.3v to 100v en, fb, rlim................................ -0.3v to 6.5v mon1, mon2 ................................ -0.3v to4.5v continuous power dissipation (t a = +25c) (2) ??????????????????....2.1w recommended operating conditions (3) input voltage.................................. 2.7v to 5.5v mon1, mon2 ............................................ 2.2v monin, sw, apd voltage.............. 2.7v to 90v operating junction temp. (t j ). -40c to +125c thermal resistance (4) ja jc qfn16 (3x3mm) .....................60 ...... 12 ... c/w notes: 1) exceeding these ratings may damage the device. 2) the maximum allowable power dissipation is a function of the maximum junction temperature t j (max), the junction-to- ambient thermal resistance ja , and the ambient temperature t a . the maximum allowable continuous power dissipation at any ambient temperature is calculated by p d (max) = (t j (max)-t a )/ ja . exceeding the maximum allowable powe r dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. internal thermal shutdown circuitry protects the device from permanent damage. 3) the device is not guaranteed to function outside of its operating conditions. 4) measured on jesd51-7, 4-layer pcb. mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 3 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. electrical characteristics (5) parameters symbol condition min typ max units minimum operating voltage v in min 2.7 v maximum operating voltage v in max 5.5 v under-voltage lockout threshold v uvlo 2.4 2.6 2.7 v under-voltage lockout hysteresis v uvloh 185 mv en threshold en rising 0.8 1.6 v en hysteresis 150 mv feedback voltage v fb 0.77 0.8 0.824 v feedback line regulator r fbl 0.043 0.12 %/v fb-pin bias current i fbb v fb =0.8v 30 100 na fb=1v, not switching 0.3 1.0 ma supply current i s v en =0 0.1 0.5 a switching frequency f s 1.0 1.3 1.55 mhz maximum duty cycle d max 76 97 % switch current limit i slmt 0.6 0.9 1.3 a switch r dson v cesat i sw =150ma 0.58 0.98 1.3 ? switch leakage current i sl sw=90v, en=0 1.0 a en pin pull-down current i enp en=0v 0.2 a i apd =250na 10v monin 90v 0.09 0.10 0.11 apd-current?monitor output1 gain g cm1 i apd =2.5ma 10v monin 90v 0.095 0.10 0.105 ma/ma i apd =250na, 10v monin 90v 0.45 0.5 0.55 apd;current?monitor output2 gain g cm2 i apd =2.5ma, 10v monin 90v 0.475 0.5 0.53 ma/ma monitor-output1?voltage clamp v moc 250na mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 4 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. pin functions pin # name description 1, 16 pgnd power ground. pins connected internally. for best performance, connect both pins to board ground. 2 v in input supply. locally bypass this pin. 3 en shutdown. tie to 1.6v or higher to enabl e device; 0.6v or less to disable device. 4, 6, 11 nc not connected. 5 fb feedback. connect to t he output-resistor?divider tap. 7 mon2 current-monitor output. it sources a current equal to 50% of the apd current and converts to a reference voltage through an external resistor. 8 agnd analog ground. 9 rlim current-limit resistor. connect a resistor from rlim to gnd to program the apd current-limit threshold. 10 mon1 current-monitor output. it sources a current equal to 10% of the apd current and converts to a reference voltage through an external resistor. 12 apd connect to apd cathode. 13 monin current-monitor power supply. connect an external low-pass lter to further reduce supply voltage ripple. 14, 15 sw switch. minimize the trace length on this pin to reduce emi. exposed pad gnd. solder to a large copper plane on the pcb. mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 5 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. typical performanc e characteristics performance waveforms are tested on the evaluation board in the design example section. v in = 3.3v, v out = 50v, l = 2.2h, t a = 25c, unless otherwise noted. mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 6 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. typical performanc e characteristics (continued) performance waveforms are tested on the evaluation board in the design example section. v in = 3.3v, v out = 50v, l = 2.2h, t a = 25c, unless otherwise noted. mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 7 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. typical performanc e characteristics (continued) performance waveforms are tested on the evaluation board in the design example section. v in = 3.3v, v out = 50v, l = 2.2h, t a = 25c, unless otherwise noted. mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 8 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. typical performanc e characteristics (continued) performance waveforms are tested on the evaluation board in the design example section. v in = 3.3v, v out = 50v, l = 2.2h, t a = 25c, unless otherwise noted. mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 9 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. block diagram a2 ramp generator ? r s q 1.2mhz oscillator apd current mirror vin pwm comparator en fb vin sw monin rlim mon1 mon2 gnd apd vin gm fb fb driver error amp l1 d1 c out r fbb avalanche photo diode r mon1 r mon2 r lim r en c en vout r comp c comp 800mv reference c in r c c c r fbt figure 1: functional block diagram mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 10 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. application information the mp3430 step-up converter uses a constant- frequency, current-mode?control scheme to provide excellent line and load regulation. at the start of each oscillator cycle, the rs latch is set, which turns on the power switch. the output of current sense amplifier?which is proportional to the switching current?is added to a generated ramp. the resulting sum is fed into the positive terminal of the pwm comparator. the rs latch resets, turning off the power switch as soon as the positive terminal exceeds the level of negative input of pwm comparator? which is proportional to the difference between the feedback voltage and the reference voltage. as the load varies, the error amplifier sets the switching peak current necessary to supply the load and regulate the output voltage. mp3430 has an integrated high-side apd current monitor. the mon pin has an open-circuit protection feature and is internally clamped to 3v. mon1 and mon2 mirror the load current on the apd pin, and convert the currents to voltage signals through resistors r mon1 and r mon2 . the current mirror ratios are set to be 1:10 and 1:2. the apd output current has over-current protection with a threshold programmed by an external resistor at the rlim pin. apd current-limit design the current limit can be adjusted from 0.5ma to 2.5ma. the current limit is linear with respect to the voltage applied to the rlim pin, where: _rlim _rlim i (ma) -122 v 48 ?? ? to program the voltage, connect a resistor from the rlim pin to ground, where _rlim apd, max 68 r i ? r _rlim units: k ? i _rlim units: ma en design add a delay (typ. 1ms) to the en pin so v in can increase well beyond the uvlo value (typ. 2.6v) before the mp3430 turns on. for most applications, connect a 100k ? resistor from v in to en and a 10nf capacitor from en to gnd. soft-start there is no need for a soft-start because v out rises very slowly?on the order of ms. the portion of the inductor current that actually drives up the output voltage is small due to the high conversion ratio. the inductor current limit (typ. 900ma), the output capacitor (typ. 0.1f), and v in limit the v out rise time. component design v out programming a resistor feedback network programs the output voltage. typically, the top resistor?from v out to v fb ?is 1m ? . the bottom resistor?from v fb to gnd?is: fb bottom top out fb v rr vv ?? ? r top : k ? r bottom : k ? in addition, place a series resistor and capacitor of 100k ? and 100pf, respectively, in parallel with r top . this gives a phase boost for good phase margin as well as decreases the gain for good gain margin in the extreme cases of v in and v out . inductor design there are three main considerations in inductor design: 1. design ?d3*t s ? to be long enough for the reverse-inductor current to stop 2. must always stay in discontinuous conduction mode (dcm) 3. the peak inductor current must be less than the current limit of the mp3430 and the saturation current of the inductor. design d3t s to be long enough for the reverse-inductor current to stop in dcm mode there are three modes: d 1 t s : the switch is closed and current builds in the inductor, d 2 t s : when the built-up current transfers to c out mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 11 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. d 3 t s : the l current reverses due to energy in the sw mosfet capacitor followed by lc ringing. there is a ?reverse current? ? current going from the sw node back into v in ? during d 3 . v sw negative going inductor current due to the applied high-output voltage on the switch node combined with the c ds capacitive coupling of the mp3430 fet, a significant reverse current flows through the inductor during the d 3 period. the energy stored in c ds transfers to the inductor. this negative inductor current turns the fet body diode on. v in (combined with the negative voltage applied by the conducting body diode to the sw node) causes the inductor current to ramp up from the maximum negative going current to about 60% of that magnitude in the positive direction?where the positive current goes from v in to the sw node, and the negative current feeds back into v in through the inductor. ringing current occurs after the current turns off the body diode. d 3 is always greater than the time for the current to turn off the fet body diode and to start ringing. determine d 3 as per the following equations: max, reverse out 40pf iv l ?? max,reverse re versecurrent in,min 1.6 l i t v1 ?? ? ? 2 out 1 in 2v k d2.2 1 1 4v ?? ?? ?? ??? ?? ?? ?? ?? 1in 2 out in dv d vv ? ? ? 312 d1dd ? ?? s 3 re versecurrent dt t ? ? where, sout out 2l f i k v1000 ?? ? ? ? , v out : v, l: h, f s : mhz, i out : ma staying in discontinuous conduction mode (dcm) the system must operate in discontinuous conduction mode (dcm) to maintain stability due to the high conversion ratio from vin to vout. a boost converter has a right-hand zero that can cause system instability if that zero moves into the system?s operational-frequency range. furthermore the right hand zero moves into lower frequencies?where the system operates?as the conversion ratio increases. this right-hand zero does not exist when operating in dcm stability therefore requires that the system operates in dcm under all conditions. to this end, a dimensionless parameter called k measures a system?s tendency to operate in dcm mode. the other parameter is k crit which is the dcm, ccm (continuous conduction mode) system boundary. if k mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 13 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. recommended values (v in : 2.7v to 5.5v) v out (v) i out,max (ma) l (h) r fb,top (m ? ) (v out to fb) r fb,bottom (k ? ) (fb to gnd) diode (schottky small signal) c out (f 100v) c in (f) 30 2.5 3.3 27.4 40 2.5 2.7 20.5 50 2.5 2.0 16.2 60 2.0 1.5 13.3 70 0.9 1.5 11.5 80 0.5 1.2 10.0 90 0.5 1.0 1.0 8.87 bat46w 0.1 10 design example: desired parameters: v in = 2.7v to 5.5v i apd,max = 2.5ma v in,typ = 3.3v v mon1,max = 0.5v v out = 50v v mon2,max = 0.5v v fb = 0.8v r top = 1m ? f s = 1.3mhz; t s = 769ns calculations: v out ? ? ? ? ? ? ? ? ? k . . . m v v v r r fb out fb top bottom 2 16 8 0 50 8 0 1 r _rlim = 68 / i apd,max = 68/2.5-= 27.2k ? inductor choose l = 2.0h first consideration (most important) max,reverse out i v 40pf / l 50 40pf / 2 h 224ma ?? ?? ?? max,reverse re versecurrent in,min 1.6 l i 1.6 2 h 224ma t 194ns v1 2.71 ?? ?? ? ?? ? ?? sout out 2lf i 221.32.5 k 0.00026 v 1000 50 1000 ?? ? ?? ? ?? ? ?? 2 2 out 1 in,min 2v k 0.00026 2 50 d2.2 1 12.2 1 1 4v 4 2.7 0.639 ?? ?? ?? ? ?? ?? ???? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ?? ? in 21 out in,min v 2.7 d d 0.639 0.0365 v v 50 2.7 ???? ?? 312 d 1 d d 1 0.639 0.0365 0.325 ?? ? ?? ? ? 3 s re versecurrent d t 250ns t 194ns ?? ? ? so 2.0h is good. second consideration 2 in,min in,min 2 crit out out 2 crit,min out sout vv kdd'1 vv 2.7 2.7 1 0.00276 50 50 k v 1000 0.00276 50 1000 l21h 2f i 2 1.3 2.5 ???? ?? ? ? ? ???? ???? ???? ?? ? ? ???? ???? ?? ?? ? ??? ??? k crit >k : 0.00276>0.00026. third consideration: in,min 1 l,peak s vd 2.7 0.639 i664ma900ma l f 2.0 1.3 ? ? ?? ?? ?? make sure the inductor has at least 20% more capability than the saturation current diode d 2 = diode conduction fraction of period = 0.0365 2 diode,rms rms pk d 0.0365 i i i 664 73ma 33 ?? ?? ? make sure diode average current rating is above this value output capacitor choose c out = 0.1f apd 2 out,ripple sout i(1d) v0.001 fc 2.5 (1 0.0365) 0.001 19mv 1.3 0.1 ?? ?? ? ?? ??? ? = 0.04% of v out ,<0.1% mp3430 ? 90v step-up converter with apd current monitor mp3430 rev 1.11 www.monolithicpower.com 14 4/25/2013 mps proprietary information. patent protec ted. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. monitor resistors select v mon1 = v mon2 = 0.5v<2.5v r mon1 = v mon1 / i mon1,max = 0.5/0.25 = 2 k ? r mon2 = v mon2 / i mon2,max = 0.5/1.25 = 400 ? input capacitors choose c in = 10f mp3430 ? 90v step-up converter with apd current monitor notice: the information in this document is subject to change wi thout notice. users should warra nt and guarantee that third party intellectual property rights are not infringed upon w hen integrating mps products into any application. mps will not assume any legal responsibility for any said applications. mp3430 rev 1.11 www.monolithicpower.com 15 4/25/2013 mps proprietary information. patent protected. unauthorized photocopy and duplication prohibited. ? 2013 mps. all rights reserved. package information qfn16 (3x3mm) side view top view 1 16 13 12 9 8 5 4 bottom view 2. 90 3. 10 1.50 1.80 2.90 3.10 1.50 1.80 0.50 bsc 0.18 0.30 0.80 1.00 0.00 0.05 0.20 ref pin 1 id marking 1.70 0.50 0.25 recommended land pattern 2.90 note: 1) all dimensions are in millimeters . 2) exposed paddle size does not include mold flash . 3) lead coplanarity shall be 0.10 millimeter max. 4) drawing conforms to jedec mo-220, variation veed-4. 5) drawing is not to scale. pin 1 id see detail a pin 1 id option a 0.30x45 o typ. pin 1 id option b r0.20 typ. detail a pin 1 id index area 0.70 0.30 0.50 |
Price & Availability of MP3430HQ
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |